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In this letter, we explore the band structure effects on the performance of ballistic silicon nanowire
transistorssSNWTsd. The energy dispersion relations for silicon nanowires are evaluated with an
sp3d5s* tight binding model. Based on the calculated dispersion relations, the ballistic currents for
both n-type andp-type SNWTs are evaluated by using a seminumerical ballistic model. For large
diameter nanowires, we find that the ballisticp-SNWT delivers half the ON-current of a ballistic
n-SNWT. For small diameters, however, the ON-current of thep-type SNWT approaches that of its
n-type counterpart. Finally, the carrier injection velocity for SNWTs is compared with those for
planar metal-oxide-semiconductor field-effect transistors, clearly demonstrating the impact of
quantum confinement on the performance limits of SNWTs. ©2005 American Institute of Physics.
fDOI: 10.1063/1.1873055g
With the rapid progress in nanofabrication technology,
silicon nanowiressSiNWsd with small diameterss,20 nmd
have been synthesized and extensively studied for potential
applications in nanoelectronics.1–5 Among them, the silicon
nanowire transistorsSNWTd has attracted broad attention as
a promising structure for future integrated circuits due to its
excellent scaling capability and compatibility with Si-based
electronic technology.1,5–7 Device theory stipulates that to
maintain a good electrostatic gate control, the diameter of a
SNWT should be reduced as the gate length of the transistor
scales down. For this reason, SNWTs with ultrasmall diam-
eterss,5 nmd are needed when the gate lengths enter the
sub-10 nm regime.7,8 Due to strong quantum confinement
sQCd in ultrathin SiNWs, atomic band structure effects9–11
are expected to play an important role on their device
characteristics.
In this letter, we theoretically explore the impact of
bandstructure, nanowire diameter and carrier typesn- or
p-typed on the performance limits of SNWTs. First, the en-
ergy dispersionsE–kd relations for SiNWs with different
wire widths se.g., 0.5–6.8 nmd are calculated by using an
sp3d5s* semiempirical tight-binding approach.10–12A seminu-
merical ballistic model13 is then employed to evaluate the
ballistic current–voltagesI –Vd characteristics of bothn-type
and p-type SNWTs based on the calculatedE–k relations.
Finally, the carrier injection velocity for the simulated SN-
WTs is compared with that for the corresponding metal-
oxide-semiconductor field-effect transistorssMOSFETsd.
Silicon nanowires with various cross-section shapes and
transport orientations have been synthesized by different ex-
perimental groups.1–5 In this work, we focus on one specific
SiNW structure with one particular transport orientation as a
first step in exploring bandstructure effects in small SNWTs.
The inset of Fig. 1 shows the cross section of the simulated
SiNWs. The shape of the cross section is rectangular, trans-
port is along thef100g direction, and the faces of the rect-
angle are along the equivalentk100l axes. The Si body thick-
ness,TSi, is assumed to be equal to the wire width,WSi si.e.,
TSi=WSi=Dd. A unit cell of the SiNW crystal consists of four
atomic layers along thex stransportd direction and has a
length of a0=5.43 Å. In the nanowire Hamiltonian, each
atom is modeled using 20 orbitals—thesp3d5s* basis with
the spin–orbital coupling. The orbital-coupling parameters
used in this work are from Ref. 12, which have been opti-
mized by Boykinet al. to accurately reproduce bulk Si prop-
ertiessband gap, effective-masses, etc.d. A hard wall bound-
ary condition for the wave function is used at the
semiconductor–oxide interfaces and the dangling bonds at
these interfaces are pacified using a hydrogenlike termination
model of thesp3 hybridized interface atoms.14 As demon-
strated in Ref. 14, this technique successfully removes all the
interface states from the band gap.sIt should be mentioned
that the wave function penetration into the oxide may reduce
the wire band gap and increase the effective wire width, but
it should not affect the qualitative conclusions of this letter.d
Figure 1 shows theE–k dispersion relations for the
simulated SiNWs withsad D=1.36 nm andsbd D=5.15 nm.
The bulk conduction band of Si has six equivalentD valleys
located near the X points in the Brillouin zone. For a nano-
wire with the transport axis alongf100g, four of the six
equivalentD valleyssi.e., f010g, f01̄0g, f001g, andf001̄gd are
projected into theG point in the one dimensional Brillouin
zone to form the conduction band edge. The other two
D valleys si.e., f100g and f1̄00gd, located at kx
= ±0.815·2p /a0= ±1.63p /a0 in the bulk Brillouin zone, are
zone-folded to the pointskx= ±0.37p /a0 in the wire Bril-
louin zone and become off-G states. A similar phenomenon is
observed by Koet al.10 and Zhenget al.11 in a f100g oriented
rectangular wire with equivalentk110l confinement direc-
tions. As in a Si quantum well, the degeneracy of the four-
fold G valleys in af100g oriented nanowire can be lifted by
the interaction between the four equivalent valleys, which is
so called “band splitting.”15 It is clear from Fig. 1 that the
corresponding band splitting is more evident in the thinner
wire sD=1.36 nmd than in the thicker wiresD=5.15 nmd,
analogous to the band splitting observed in Si quantum
wells.15
Figure 2 shows the conduction and valence band edges
ssolid with circlesd for the simulated wires with a wire width
ranging from 1.0 nm to 6.8 nm. It shows that the wire band
gap is enlarged by QC and the increment isroughly inversely
proportional to the square of the wire width.10,11 The dashedadElectronic mail: jingw@purdue.edu
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line in the upper plot is for the conduction band edge calcu-
lated by a simple “particle in a box” model with the bulk
effective masses. The difference between the effective-mass
sEMd curve and the tight binding result becomes evident
whenD,3 nm, which shows that the band structure effects
can be important in Si nanowires with small diameters.9–11
After obtaining the tight bindingE–k relations of the
simulated SiNWs, theI –V characteristics of the correspond-
ing SNWTs can be explored by a seminumerical ballistic
model.13 The model captures three-dimensional electrostat-
ics, quantum capacitance16 and bias-charge self-consistency
in ballistic field-effect transistorssFETsd. sSource-to-drain
tunneling is not considered in this model.d In the past, this
model was used to evaluate theI –V characteristics of Si
MOSFETssRef. 13d and high electron mobility transistors17
with parabolic energy bands and Ge MOSFETs with numeri-
cal E–k relations.18 To be concise, we do not indicate the
details of this model but refer the readers to published
references.13,17,18 sThe Matlab® scripts of this model are
available.19d
To compare the device performance ofn-type vsp-type
SNWTs, we adjust the gate work functions to achieve the
same OFF-currents for the two structures at each wire width
fsee Fig. 3sad for an example ofD=1.36 nmg, then the ON-
currents for both thenFET and pFET are compared. The
inset of Fig. 3sad plots the ratio of thepFET ON-current to
that for thenFET at the same wire width. The result shows
that for a large wire width, a ballisticpFET delivers about
one-half the ON-current of a ballisticnFET. For a smaller
wire width, however, the ON-current of the ballisticpFET
approaches that of itsn-type counterpart. To explain this ob-
servation, we plot the average carrier velocitysunder high
drain biasd vs gate bias for then-type/p-type SNWTs with
D=1.36 nm andD=5.15 nm fFig. 3sbdg. Interestingly, the
carrier velocity fornFETs decreases while that forpFETs
increases when the wire width is reduced. The origin of these
trends involves different physics:1d Due to the nonparabo-
licity of the four D valleys in the bulk Si conduction band,
the projectedG valleys in the wires exhibit a larger transport
effective mass at a smaller wire widthfsee the inset of Fig.
3sbdg, where stronger QC occurs. Since the electron thermal
velocity is inversely proportional to the square root of the
transport effective-mass,13,18 the average electron velocity in
n-type SNWTs decreases as the wire width scales down.s2d
For the valence band of the wires, our simulations show that
the curvature of the valence band edgeshole effective-massd
is insensitive to the wire width. However, with increasing
wire width, more and more higher subbands with larger
transport hole effective-masses become populatedfs e Fig.
1sbdg, effectively lowering the average hole velocity in
p-type SNWTs.
It is of great interest to compare SNWTs vs planar MOS-
FETs. Previous studies7,8 show that the SNWT obtains a bet-
ter gate control as well as a larger threshold voltage variation
than the planar MOSFET due to its stronger QC. In this
work, we compare the performance of SNWTs vs planar
MOSFETs in terms of carrier injection velocity.13 Figure 4
shows the average carrier velocitiessunder high drain biasd
for the simulated SNWTssD=1.36 nm,5.15 nmd and the
planar MOSFETs with comparable cross sectionssTSi
=1.36 nm,5.15 nmd. sThe E–k relations for the planar
MOSFETs are calculated with the same tight binding ap-
proach as used in the nanowire calculation.d The normalized
Fermi level,hF, is defined ashF=sEF−ECd /kBT for nFETs
and hF=sEV−EFd /kBT for pFETs, whereEF is the Fermi
level andECsEVd is the conductionsvalenced band edge. The
results show that for the same normalized Fermi level the
p-SNWT sdashed lined displays a,20% lower hole velocity
as compared to thep-MOSFET sdashed line with open
circlesd at both DsTSid=1.36 nm andDsTSid=5.15 nm. For
the n-type FETs, however, the SNWTssolid lined obtains a
higher electron velocity than the planar MOSFETssolid line
with closed circlesd at DsTSid=5.15 nm while a lower one at
DsTSid=1.36 nm. An explanation of this interesting observa-
tion requires an understanding of the role of QC on theelec-
tron velocity in a Si nanowire/thin-film.
Generally speaking, QC affects electron velocity in two
opposite ways. First, QC lifts the sixfold degeneracy of theD
valleys in bulk Si so that the unprimed valleyssi.e., f010g,
f01̄0g, f001g, and f001̄g for a f100g oriented nanowire, or
f001g and f001̄g for thin-films with a f001g confinement di-
FIG. 1. The energy dispersion rela-
tions for the simulated Si nanowire
structures withsad D=1.36 nm andsbd
D=5.15 nm. The inset shows a sche-
matic diagram of the nanowire cross
sectionsTSi=WSi=Dd. For the thinner
wire sD=1.36 nmd, strong band split-
ting is observed at theG point in the
conduction band.
FIG. 2. The conductionsupperd and valenceslowerd band edgessolid with
circlesd at G point vs D. The dashed line in the upper plot is for the con-
duction band edge calculated by the effective-masssEMd approach with a
simple “particle in a box” model.
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rectiond with a relatively small transport effective-massmt
=0.19me in bulk Sid display a smaller conduction band mini-
mum and acquire a higher electron occupancy. As a result,
the averageelectron velocity is increased by this valley-
splitting effect caused by QC. Second, when the wire width
or the film thickness is small, strong QC increases the trans-
port effective massfsee the inset of Fig. 3sbdg and conse-
quently decreases the average electron velocity. From the
results shown in Fig. 4, we conclude that whenDsTSid is
relatively large se.g., 5.15 nmd, the valley-splitting effect
dominates, and the wire obtains a larger electron velocity due
to the additional QC in the width direction. WhenDsTSid is
smallse.g., 1.36 nmd, however, the unprimed valleys are well
separated from the primed valleys in both the wire and the
thin-film, and the effective-mass-raising effect dominates.
Thus, the wire displays a smaller electron velocity than the
thin-film due to stronger QC.
In summary, by using ansp3d5s* tight binding model, we
explored the energy dispersion relations off100g oriented
rectangular Si nanowires with a wire width up to 6.8 nm.
Based on theseE–k relations, we calculated the ballistic cur-
rents for bothn-type andp-type SNWTs with the use of a
seminumerical ballistic FET model. We found that for very
small diameterssD,1.5 nmd, ballistic p-SNWTs approach
the performance ofn-SNWTs. The carrier injection velocity
for SNWTs was compared with those for planar MOSFETs,
and we observed thatp-SNWT displays a,20% lower hole
velocity than thep-type planar MOSFETfat both DsTSid
=1.36 nm andDsTSid=5.15 nmg. For nFETs, however, due
to the effects of quantum confinement, the SNWT displays a
higher electron velocity than the planar MOSFET when the
wire width sor film thicknessd is relatively large fe.g.,
DsTSid=5.15 nmg while a lower one whenDsTSid is small
se.g., 1.36 nmd. In short, the band structure effects play an
important role in nanowires with small diameters and should
be seriously considered when evaluating the performance
limits of SNWTs.
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FIG. 3. sad The I –V curves for then
-type/p-type SNWT withD=1.36 nm
and the ratio of thepFET ON-current
to thenFET’s vsD sinsetd. The oxide
thickness is assumed to be 1 nm and
the temperature is 300 K.sbd The av-
erage carrier velocitiessunder high
drain biasd vs gate bias for then-
type/p-type SNWTs withD=1.36 nm
and D=5.15 nm. The inset shows the
dependence of the transport effective
masssin the conduction bandd at theG
point on D. The carrier velocities for
thenFET and thepFET show different
trends with decreasingD due to differ-
ent physics.
FIG. 4. Average carrier injection velocitysunder high drain biasd vs normal-
ized Fermi level,hF, for the simulated SNWTs and planar MOSFETs.D
sTSid is equal to 1.36 nmsleftd and 5.15 nmsrightd for the SNWTssplanar
MOSFETsd.
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